UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/642,519 08/18/2003		Naoki Kuwata	122.1561	1583	
21171 7 STAAS & HAL	7590 03/22/2007 ALSEY LLP		EXAMINER		
- SUITE 700			. JOSEPH, JAISON		
1201 NEW YORK AVENUE, N.W. WASHINGTON, DC 20005			ART UNIT	PAPER NUMBER	
	•		2611		
				·	
SHORTENED STATUTORY	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MON	NTHS	03/22/2007	PAPER		

# Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

					W.			
		Application	on No.	Applicant(s)				
Office Action Summary		10/642,51	9	KUWATA ET AL.				
		Examiner		Art Unit				
		Jaison Jos		2611				
Period fo	The MAILING DATE of this communic or Reply	ation appears on the	cover sheet wit	th the correspondence addres	;s			
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MA Sisions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this commun period for reply is specified above, the maximum statu- te to reply within the set or extended period for reply wi- eply received by the Office later than three months afte- and patent term adjustment. See 37 CFR 1.704(b).	ILING DATE OF TH 37 CFR 1.136(a). In no evenication. atory period will apply and will, by statute, cause the appl	IS COMMUNIC int, however, may a re Il expire SIX (6) MON ication to become AB	CATION.  sply be timely filed  ITHS from the mailing date of this commu  ANDONED (35 U.S.C. § 133).				
Status								
1)⊠	Responsive to communication(s) filed	on <u>18 August 2003</u>						
2a) 🗌	This action is <b>FINAL</b> . 2b	o)⊠ This action is n	on-final.					
3) 🗌	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims	-		,				
4)⊠	Claim(s) 1-8 is/are pending in the app	lication.						
	4a) Of the above claim(s) is/are	withdrawn from cor	nsideration.					
5)	Claim(s) is/are allowed.			•				
6)⊠	6)⊠ Claim(s) <u>1-5</u> is/are rejected.							
•	Claim(s) <u>6-8</u> is/are objected to.							
8)[_]	Claim(s) are subject to restricti	on and/or election re	equirement.					
Applicati	on Papers							
9)	The specification is objected to by the	Examiner.						
10)⊠	The drawing(s) filed on <u>18 August 200</u>	<u>)3</u> is/are: a) <u>□</u> acce <sub>l</sub>	oted or b)⊠ obj	jected to by the Examiner.				
	Applicant may not request that any object	ion to the drawing(s) b	e held in abeyan	ce. See 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including t							
11)	The oath or declaration is objected to	by the Examiner. No	te the attached	Office Action or form PTO-1	152.			
Priority (	ınder 35 U.S.C. § 119							
	Acknowledgment is made of a claim fo ☐ All b) ☐ Some * c) ☐ None of:	or foreign priority und	der 35 U.S.C. §	119(a)-(d) or (f).				
1. Certified copies of the priority documents have been received.								
2. Certified copies of the priority documents have been received in Application No								
	3. Copies of the certified copies of	f the priority docume	ents have been	received in this National Sta	ge			
	application from the Internation	al Bureau (PCT Rul	e 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.								
Attachmen	t(s)							
	e of References Cited (PTO-892)			ummary (PTO-413)				
	e of Draftsperson's Patent Drawing Review (PT mation Disclosure Statement(s) (PTO/SB/08)	O-948)		)/Mail Date Iformal Patent Application				
	r No(s)/Mail Date		6) Other:					

Art Unit: 2611

#### **DETAILED ACTION**

#### Drawings

Figures 1 – 5 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

## Specification

The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

#### Claim Objections

Claim1 – 8 are objected to because of the following informalities: Claim 1, line 1 recites "a PLL circuit" should have been "a Phase Locked Loop (PLL) circuit".

Similar scenario exists in claim 4, line 1 and claim 5, line 3.

Claim 3, line 3 recite " a VCO" should have been "a Voltage Controlled Oscillator (VCO)".

Art Unit: 2611

Claims 2, 3, and 6 –8 are inherently objected as being depended on above objected claims.

Appropriate correction is required.

#### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claim 4 is rejected under 35 U.S.C. 102(a) as being anticipated by Applicant Admitted Prior Art (AAPA).

Regarding claim 4, AAPA discloses a timing extraction circuit which uses a PLL circuit containing a phase comparator circuit for performing a phase comparison between a data signal of bit rate B ad a clock signal of B/2 at intervals of 2/B (see figure 3 components 45, 46 page 4, line 11 – page 5, line 4 of the present specification) AAPA further discloses said phase comparator circuit comprises two phase comparator circuits which respectively accepts phases differing by one cycle of said data signal to perform comparisons for all data signals (see figure 3, components 45, 46 and page 4, line 11 – page 5, line 4 of the present specification).

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and

Art Unit: 2611

the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims1 – 3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Soda (US Patent 5,956,378).

Regarding claim 1, AAPA discloses a timing extraction circuit which uses a PLL circuit containing a phase comparator circuit for performing a phase comparison between a data signal of bit rate B ad a clock signal of B/2 at intervals of 2/B (see figure 3), AAPA does not disclose the timing extraction circuit further comprise a detection circuit for detecting the absence of an output of phase comparison information from said phase comparator circuit by receiving a data signal of prescribed pattern; and a control circuit for controlling upon detecting said absence, the phase of said clock signal in order to maintain synchronization.

In analogous art, Soda teaches a PLL circuit comprising a detection circuit for detecting the absence of an output of phase comparison information from said phase comparator circuit by receiving a data signal of prescribed pattern; and a control circuit for controlling upon detecting said absence, the phase of said clock signal in order to maintain synchronization (see figure 2, component 23 and column 4, line 14 – 33). Therefore it would be obvious to an ordinary skilled in the art at the time the invention was made to incorporate the Soda's PLL control circuit in AAPA to have a phase locking loop circuit which need not have an adjusting terminal for use in adjusting the frequency range.

Art Unit: 2611

Regarding claim 2, which inherits the limitations of claim 1, Soda further teaches control circuit controls the phase of said clock signal by inverting said clock signal (see column 6, lines 15 –39).

Regarding claim 3, which inherits the limitation of claim 1, Soda further teaches said control circuit controls the phase of said clock signal by controlling a VCO.

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Blum (US Patent 5,757,218).

Regarding claim 5, AAPA discloses a timing extraction circuit which uses a PLL circuit containing a phase comparator circuit for performing a phase comparison between a data signal of bit rate B ad a clock signal of B/2 at intervals of 2/B (see figure 3), AAPA does not disclose a duty cycle evaluation circuit and a control circuit controlling the signal in response to the duty cycle evaluation circuit. However in analogous art, Blum teaches a duty cycle evaluation circuit for evaluating a duty cycle between input data before and after a point which said PLL circuit is locked (see figure 1, component 14), and a control circuit for controlling, based on a result of said evaluation, a data discrimination phase before and after the point at which said PLL circuit is locked (see figure 1, component 106). Therefore it would be obvious to an ordinary skilled in the art a the time the invention was made to incorporate Blums duty cycle correction circuit in AAPA to correct the duty cycle and compensates for error introduced by intervening circuits.

Application/Control Number: 10/642,519 Page 6

Art Unit: 2611

#### Allowable Subject Matter

Claims 6 – 8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jaison Joseph whose telephone number is (571) 272-6041. The examiner can normally be reached on M-F 9:30 - 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chieh Fan can be reached on (571) 272-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Jaison Joseph 03/12/2007

> CHIEH M. FAN SUPERVISORY PATENT EXAMINER